Do not enable address translation on secondary CPUs.
Do not set up BATs on secondary CPUs. Let Linux do the nasty. Signed-off-by: Jon Loeliger <jdl@freescale.com>
This commit is contained in:
		
							parent
							
								
									8ecc971618
								
							
						
					
					
						commit
						0e4c2a17ca
					
				|  | @ -1196,13 +1196,6 @@ secondary_cpu_setup: | |||
| 	sync | ||||
| #endif | ||||
| 
 | ||||
| 	/* setup the bats */ | ||||
| 	bl	setup_bats | ||||
| 	sync | ||||
| 	/* enable address translation */ | ||||
| 	bl	enable_addr_trans | ||||
| 	sync | ||||
| 
 | ||||
| 	/* enable and invalidate the data cache */ | ||||
| 	bl	dcache_enable | ||||
| 	sync | ||||
|  | @ -1211,14 +1204,6 @@ secondary_cpu_setup: | |||
|         bl      icache_enable | ||||
|         sync | ||||
|          | ||||
|         /* Set up MSR and HID0, HID1*/         | ||||
|        	/* Enable interrupts */ | ||||
| /*        mfmsr	r28	 | ||||
| 	 li	r4,0 | ||||
| 	ori	r4,r4,MSR_EE | ||||
|         or      r28,r28,r4 | ||||
|         mtmsr   r28 | ||||
|   */       | ||||
| 
 | ||||
|         /* TBEN  in HID0 */ | ||||
| 	mfspr	r4, HID0 | ||||
|  |  | |||
		Loading…
	
		Reference in New Issue