LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MLK-19777-01: imx8mm: rename the lpddr4_ddrphy_train file 

For LPDDR4 or DDR4, the ddr phy train flow is the same.
So rename the 'lpddr4_ddrphy_train.c' to 'ddrphy_train.c'.
make it more common for reuse and move it to driver/ddr/imx8m/.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
This commit is contained in:
Bai Ping 2018-09-29 13:39:24 +08:00
parent e2985a6e64
commit 258db72309
5 changed files with 5 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/include/asm/arch-imx8m/imx8m_ddr.h
View File

@ -52,7 +52,7 @@ extern struct dram_timing_info lpddr4_timing;
void ddr_load_train_firmware(enum fw_type type); void ddr_load_train_firmware(enum fw_type type);
void ddr_init(struct dram_timing_info *timing_info); void ddr_init(struct dram_timing_info *timing_info);
void lpddr4_cfg_phy(struct dram_timing_info *timing_info); void ddr_cfg_phy(struct dram_timing_info *timing_info);
void load_lpddr4_phy_pie(void); void load_lpddr4_phy_pie(void);
void ddrphy_trained_csr_save(struct dram_cfg_param *, unsigned int); void ddrphy_trained_csr_save(struct dram_cfg_param *, unsigned int);
void dram_config_save(struct dram_timing_info *, unsigned long); void dram_config_save(struct dram_timing_info *, unsigned long);

4
drivers/ddr/imx8m/Makefile
View File

@ -5,6 +5,6 @@
# #
ifdef CONFIG_SPL_BUILD ifdef CONFIG_SPL_BUILD
obj-$(CONFIG_IMX8M_DRAM) += helper.o ddrphy_utils.o obj-$(CONFIG_IMX8M_DRAM) += helper.o ddrphy_utils.o ddrphy_train.o
obj-$(CONFIG_IMX8M_LPDDR4) += lpddr4/ obj-$(CONFIG_IMX8M_LPDDR4) += lpddr4_init.o
endif endif

2
drivers/ddr/imx8m/lpddr4/lpddr4_ddrphy_train.c → drivers/ddr/imx8m/ddrphy_train.c
View File

@ -8,7 +8,7 @@
#include <asm/arch/imx8m_ddr.h> #include <asm/arch/imx8m_ddr.h>
#include <asm/arch/lpddr4_define.h> #include <asm/arch/lpddr4_define.h>
void lpddr4_cfg_phy(struct dram_timing_info *dram_timing) void ddr_cfg_phy(struct dram_timing_info *dram_timing)
{ {
struct dram_cfg_param *dram_cfg; struct dram_cfg_param *dram_cfg;
struct dram_fsp_msg *fsp_msg; struct dram_fsp_msg *fsp_msg;

7
drivers/ddr/imx8m/lpddr4/Makefile
View File

@ -1,7 +0,0 @@
#
# Copyright 2018 NXP
#
# SPDX-License-Identifier: GPL-2.0+
#
obj-$(CONFIG_SPL_BUILD) += lpddr4_init.o lpddr4_ddrphy_train.o

2
drivers/ddr/imx8m/lpddr4/lpddr4_init.c → drivers/ddr/imx8m/lpddr4_init.c
View File

@ -103,7 +103,7 @@ void ddr_init(struct dram_timing_info *dram_timing)
/* step8 Configure LPDDR4 PHY's registers */ /* step8 Configure LPDDR4 PHY's registers */
debug("DDRINFO:ddrphy config start\n"); debug("DDRINFO:ddrphy config start\n");
lpddr4_cfg_phy(dram_timing); ddr_cfg_phy(dram_timing);
debug("DDRINFO: ddrphy config done\n"); debug("DDRINFO: ddrphy config done\n");
/* /*