LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm: dts: ti: k3-am62: Add GPMC nodes 

This adds GPMC and ELM nodes in preparation to
add GPMC NAND addon card support.

Signed-off-by: Nitin Yadav <n-yadav@ti.com>
This commit is contained in:
Nitin Yadav 2023-06-30 13:55:01 +05:30 committed by Udit Kumar
parent 73e30903c5
commit 3cc06c4503
2 changed files with 32 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
arch/arm/dts/k3-am62-main.dtsi
View File

@ -741,6 +741,36 @@
}; };
}; };
gpmc0: memory-controller@3b000000 {
compatible = "ti,am64-gpmc";
status = "disabled";
power-domains = <&k3_pds 80 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 80 0>;
clock-names = "fck";
reg = <0x00 0x03b000000 0x00 0x400>,
<0x00 0x050000000 0x00 0x8000000>;
reg-names = "cfg", "data";
interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
gpmc,num-cs = <3>;
gpmc,num-waitpins = <2>;
#address-cells = <2>;
#size-cells = <1>;
interrupt-controller;
#interrupt-cells = <2>;
gpio-controller;
#gpio-cells = <2>;
};
elm0: ecc@25010000 {
compatible = "ti,am64-elm";
status = "disabled";
reg = <0x00 0x25010000 0x00 0x2000>;
interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
power-domains = <&k3_pds 54 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 54 0>;
clock-names = "fck";
};
hwspinlock: spinlock@2a000000 { hwspinlock: spinlock@2a000000 {
compatible = "ti,am64-hwspinlock"; compatible = "ti,am64-hwspinlock";
reg = <0x00 0x2a000000 0x00 0x1000>; reg = <0x00 0x2a000000 0x00 0x1000>;

2
arch/arm/dts/k3-am62.dtsi
View File

@ -75,6 +75,8 @@
<0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>, /* OCSRAM */ <0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>, /* OCSRAM */
<0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */ <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */
<0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS0 DAT3 */ <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS0 DAT3 */
<0x00 0x3b000000 0x00 0x3b000000 0x00 0x00000400>, /* GPMC0_CFG */
<0x00 0x50000000 0x00 0x50000000 0x00 0x08000000>, /* GPMC0 DATA */
/* MCU Domain Range */ /* MCU Domain Range */
<0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>, <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>,