LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

powerpc/mpc85xx: set L2PE in L2CSR0 before enabling L2 cache 

While enabling L2 cache, the value of L2PE (L2 cache parity/ECC
error checking enable) must not be changed while the L2 cache is
enabled.
So, L2PE must be set before enabling L2 cache.

Signed-off-by: Aneesh Bansal <aneesh.bansal@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
Aneesh Bansal 2016-04-18 22:58:33 +05:30 committed by York Sun
parent 46caebc1df
commit 82eda68444
1 changed files with 23 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
arch/powerpc/cpu/mpc85xx/start.S
View File

@ -720,16 +720,39 @@ enable_l2_cluster_l2:
ori r4, r4, (L2CSR0_L2FI|L2CSR0_L2LFC)@l ori r4, r4, (L2CSR0_L2FI|L2CSR0_L2LFC)@l
sync sync
stw r4, 0(r3) /* invalidate L2 */ stw r4, 0(r3) /* invalidate L2 */
/* Poll till the bits are cleared */
1: sync 1: sync
lwz r0, 0(r3) lwz r0, 0(r3)
twi 0, r0, 0 twi 0, r0, 0
isync isync
and. r1, r0, r4 and. r1, r0, r4
bne 1b bne 1b
/* L2PE must be set before L2 cache is enabled */
lis r4, (L2CSR0_L2PE)@h
ori r4, r4, (L2CSR0_L2PE)@l
sync
stw r4, 0(r3) /* enable L2 parity/ECC error checking */
/* Poll till the bit is set */
1: sync
lwz r0, 0(r3)
twi 0, r0, 0
isync
and. r1, r0, r4
beq 1b
lis r4, (L2CSR0_L2E|L2CSR0_L2PE)@h lis r4, (L2CSR0_L2E|L2CSR0_L2PE)@h
ori r4, r4, (L2CSR0_L2REP_MODE)@l ori r4, r4, (L2CSR0_L2REP_MODE)@l
sync sync
stw r4, 0(r3) /* enable L2 */ stw r4, 0(r3) /* enable L2 */
/* Poll till the bit is set */
1: sync
lwz r0, 0(r3)
twi 0, r0, 0
isync
and. r1, r0, r4
beq 1b
delete_ccsr_l2_tlb: delete_ccsr_l2_tlb:
delete_tlb0_entry 0, CONFIG_SYS_CCSRBAR + 0xC20000, MAS2_I|MAS2_G, r3 delete_tlb0_entry 0, CONFIG_SYS_CCSRBAR + 0xC20000, MAS2_I|MAS2_G, r3
#endif #endif