LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

net: phy: dp83867: Add SGMII mode type switching 

This patch adds ability to switch beetween two PHY SGMII modes.
Some hardware, for example, FPGA IP designs may use 6-wire mode
which enables differential SGMII clock to MAC.

Patch description, dt flags have been done in mainline Linux by
commit a2111c460c0c ("net: phy: dp83867: Add documentation for SGMII mode type")
and by commit 507ddd5c0d47 ("net: phy: dp83867: Add SGMII mode type switching")

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
This commit is contained in:
Michal Simek 2020-02-18 13:51:02 +01:00 committed by Joe Hershberger
parent 9f312b3d05
commit a7844953ac
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/net/phy/dp83867.c
View File

@ -29,6 +29,7 @@
#define DP83867_STRAP_STS2 0x006f #define DP83867_STRAP_STS2 0x006f
#define DP83867_RGMIIDCTL 0x0086 #define DP83867_RGMIIDCTL 0x0086
#define DP83867_IO_MUX_CFG 0x0170 #define DP83867_IO_MUX_CFG 0x0170
#define DP83867_SGMIICTL 0x00D3
#define DP83867_SW_RESET BIT(15) #define DP83867_SW_RESET BIT(15)
#define DP83867_SW_RESTART BIT(14) #define DP83867_SW_RESTART BIT(14)
@ -101,6 +102,9 @@
/* CFG4 bits */ /* CFG4 bits */
#define DP83867_CFG4_PORT_MIRROR_EN BIT(0) #define DP83867_CFG4_PORT_MIRROR_EN BIT(0)
/* SGMIICTL bits */
#define DP83867_SGMII_TYPE BIT(14)
enum { enum {
DP83867_PORT_MIRRORING_KEEP, DP83867_PORT_MIRRORING_KEEP,
DP83867_PORT_MIRRORING_EN, DP83867_PORT_MIRRORING_EN,
@ -116,6 +120,7 @@ struct dp83867_private {
int port_mirroring; int port_mirroring;
bool set_clk_output; bool set_clk_output;
unsigned int clk_output_sel; unsigned int clk_output_sel;
bool sgmii_ref_clk_en;
}; };
static int dp83867_config_port_mirroring(struct phy_device *phydev) static int dp83867_config_port_mirroring(struct phy_device *phydev)
@ -236,6 +241,9 @@ static int dp83867_of_init(struct phy_device *phydev)
if (ofnode_read_bool(node, "enet-phy-lane-no-swap")) if (ofnode_read_bool(node, "enet-phy-lane-no-swap"))
dp83867->port_mirroring = DP83867_PORT_MIRRORING_DIS; dp83867->port_mirroring = DP83867_PORT_MIRRORING_DIS;
if (ofnode_read_bool(node, "ti,sgmii-ref-clock-output-enable"))
dp83867->sgmii_ref_clk_en = true;
return 0; return 0;
} }
#else #else
@ -331,6 +339,10 @@ static int dp83867_config(struct phy_device *phydev)
} }
if (phy_interface_is_sgmii(phydev)) { if (phy_interface_is_sgmii(phydev)) {
if (dp83867->sgmii_ref_clk_en)
phy_write_mmd(phydev, DP83867_DEVADDR, DP83867_SGMIICTL,
DP83867_SGMII_TYPE);
phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR,
(BMCR_ANENABLE | BMCR_FULLDPLX | BMCR_SPEED1000)); (BMCR_ANENABLE | BMCR_FULLDPLX | BMCR_SPEED1000));