LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM64: zynqmp: Fix DWC3 binding with the kernel 

Use the same binding as is used in mainline Linux kernel.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
Michal Simek 2016-04-07 15:06:07 +02:00
parent 786db82bd5
commit a84de48e75
2 changed files with 42 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
arch/arm/dts/zynqmp-ep108.dts
View File

@ -23,6 +23,8 @@
spi0 = &qspi; spi0 = &qspi;
spi1 = &spi0; spi1 = &spi0;
spi2 = &spi1; spi2 = &spi1;
usb0 = &usb0;
usb1 = &usb1;
}; };
chosen { chosen {
@ -154,12 +156,20 @@
&usb0 { &usb0 {
status = "okay"; status = "okay";
};
&dwc3_0 {
status = "okay";
dr_mode = "peripheral"; dr_mode = "peripheral";
maximum-speed = "high-speed"; maximum-speed = "high-speed";
}; };
&usb1 { &usb1 {
status = "okay"; status = "okay";
};
&dwc3_1 {
status = "okay";
dr_mode = "host"; dr_mode = "host";
maximum-speed = "high-speed"; maximum-speed = "high-speed";
}; };

42
arch/arm/dts/zynqmp.dtsi
View File

@ -796,23 +796,45 @@
}; };
usb0: usb@fe200000 { usb0: usb@fe200000 {
compatible = "snps,dwc3"; #address-cells = <2>;
#size-cells = <1>;
status = "disabled"; status = "disabled";
interrupt-parent = <&gic>; compatible = "xlnx,zynqmp-dwc3";
interrupts = <0 65 4>; clock-names = "bus_clk", "ref_clk";
reg = <0x0 0xfe200000 0x40000>; clocks = <&clk125>, <&clk125>;
clock-names = "clk_xin", "clk_ahb";
power-domains = <&pd_usb0>; power-domains = <&pd_usb0>;
ranges;
dwc3_0: dwc3@fe200000 {
compatible = "snps,dwc3";
status = "disabled";
reg = <0x0 0xfe200000 0x40000>;
interrupt-parent = <&gic>;
interrupts = <0 65 4>;
/* snps,quirk-frame-length-adjustment = <0x20>; */
snps,refclk_fladj;
};
}; };
usb1: usb@fe300000 { usb1: usb@fe300000 {
compatible = "snps,dwc3"; #address-cells = <2>;
#size-cells = <1>;
status = "disabled"; status = "disabled";
interrupt-parent = <&gic>; compatible = "xlnx,zynqmp-dwc3";
interrupts = <0 70 4>; clock-names = "bus_clk", "ref_clk";
reg = <0x0 0xfe300000 0x40000>; clocks = <&clk125>, <&clk125>;
clock-names = "clk_xin", "clk_ahb";
power-domains = <&pd_usb1>; power-domains = <&pd_usb1>;
ranges;
dwc3_1: dwc3@fe300000 {
compatible = "snps,dwc3";
status = "disabled";
reg = <0x0 0xfe300000 0x40000>;
interrupt-parent = <&gic>;
interrupts = <0 70 4>;
/* snps,quirk-frame-length-adjustment = <0x20>; */
snps,refclk_fladj;
};
}; };
watchdog0: watchdog@fd4d0000 { watchdog0: watchdog@fd4d0000 {