LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm: dts: k3-j78s4: Enable SerDes for USB 

Configure SerDes0 Lane 3 to USB and enable the SerDes
related nodes

Signed-off-by: Ravi Gunasekaran <r-gunasekaran@ti.com>
Reviewed-by: Roger Quadros <rogerq@kernel.org>
This commit is contained in:
Ravi Gunasekaran 2023-05-31 19:58:24 +05:30 committed by Udit Kumar
parent 499ad65b51
commit aaf69b86dd
2 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
arch/arm/dts/k3-j784s4-evm.dts
View File

@ -562,3 +562,34 @@
memory-region = <&c71_3_dma_memory_region>, memory-region = <&c71_3_dma_memory_region>,
<&c71_3_memory_region>; <&c71_3_memory_region>;
}; };
&serdes_ln_ctrl {
idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>, <J784S4_SERDES0_LANE1_PCIE1_LANE1>,
<J784S4_SERDES0_LANE2_IP3_UNUSED>, <J784S4_SERDES0_LANE3_USB>,
<J784S4_SERDES1_LANE0_PCIE0_LANE0>, <J784S4_SERDES1_LANE1_PCIE0_LANE1>,
<J784S4_SERDES1_LANE2_PCIE0_LANE2>, <J784S4_SERDES1_LANE3_PCIE0_LANE3>,
<J784S4_SERDES2_LANE2_QSGMII_LANE1>, <J784S4_SERDES2_LANE3_QSGMII_LANE2>;
};
&serdes_refclk {
clock-frequency = <100000000>;
};
&serdes0 {
status = "okay";
serdes0_usb_link: phy@3 {
reg = <3>;
cdns,num-lanes = <1>;
#phy-cells = <0>;
cdns,phy-type = <PHY_TYPE_USB3>;
resets = <&serdes_wiz0 4>;
};
};
&serdes_wiz0 {
status = "okay";
};
&usb_serdes_mux {
idle-states = <0>; /* USB0 to SERDES lane 3 */
};

2
arch/arm/dts/k3-j784s4-main.dtsi
View File

@ -6,7 +6,9 @@
*/ */
#include <dt-bindings/mux/mux.h> #include <dt-bindings/mux/mux.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/phy/phy-ti.h> #include <dt-bindings/phy/phy-ti.h>
#include <dt-bindings/mux/ti-serdes.h>
/ { / {
serdes_refclk: serdes-refclk { serdes_refclk: serdes-refclk {