LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

net: sun8i_emac: Use consistent clock bitfield definitions 

While the R40 uses a different register for EMAC clock configuration
than other chips, the register has a very similar layout. Reuse the
existing bitfield definitions in this file, since they match.

This allows the driver to compile on the H6 platform, where the
CCM_GMAC_CTRL definitions are not present.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
This commit is contained in:
Samuel Holland 2020-05-07 18:10:50 -05:00 committed by Jagan Teki
parent 5cfeeacaea
commit abdbefba2a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/net/sun8i_emac.c
View File

@ -300,9 +300,9 @@ static int sun8i_emac_set_syscon(struct sun8i_eth_pdata *pdata,
if (priv->variant == R40_GMAC) { if (priv->variant == R40_GMAC) {
/* Select RGMII for R40 */ /* Select RGMII for R40 */
reg = readl(priv->sysctl_reg + 0x164); reg = readl(priv->sysctl_reg + 0x164);
reg |= CCM_GMAC_CTRL_TX_CLK_SRC_INT_RGMII | reg |= SC_ETCS_INT_GMII |
CCM_GMAC_CTRL_GPIT_RGMII | SC_EPIT |
CCM_GMAC_CTRL_TX_CLK_DELAY(CONFIG_GMAC_TX_DELAY); (CONFIG_GMAC_TX_DELAY << SC_ETXDC_OFFSET);
writel(reg, priv->sysctl_reg + 0x164); writel(reg, priv->sysctl_reg + 0x164);
return 0; return 0;