LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm: mvebu: armada-xp-theadorable.dts: Change CS# for 2nd FPGA 

The new board version has the 2nd FPGA connected via CS# 0 instead of
2 on SPI bus 1. Change this setup in the DT accordingly. Please note
that this change does still work on the old board version because the
CS signal is not used on this board.

Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Stefan Roese 2018-10-23 12:25:16 +02:00
parent 6843db9922
commit ae4c38a538
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/dts/armada-xp-theadorable.dts
View File

@ -151,11 +151,11 @@
spi1: spi@10680 {
status = "okay";
fpga@2 {
fpga@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "spi-generic-device";
reg = <2>; /* Chip select 2 */
reg = <0>; /* Chip select 0 */
spi-max-frequency = <27777777>;
};
};