LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM64: zynqmp: List all SMMU ids 

Add SMMU description for all tested IPs.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
Michal Simek 2016-04-06 10:43:23 +02:00
parent d64e43f1d4
commit ba6ad317d0
1 changed files with 72 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

73
arch/arm/dts/zynqmp.dtsi
View File

@ -315,6 +315,8 @@
interrupts = <0 124 4>; interrupts = <0 124 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14e8>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -326,6 +328,8 @@
interrupts = <0 125 4>; interrupts = <0 125 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14e9>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -337,6 +341,8 @@
interrupts = <0 126 4>; interrupts = <0 126 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14ea>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -348,6 +354,8 @@
interrupts = <0 127 4>; interrupts = <0 127 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14eb>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -359,6 +367,8 @@
interrupts = <0 128 4>; interrupts = <0 128 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14ec>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -370,6 +380,8 @@
interrupts = <0 129 4>; interrupts = <0 129 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14ed>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -381,6 +393,8 @@
interrupts = <0 130 4>; interrupts = <0 130 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14ee>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -392,6 +406,8 @@
interrupts = <0 131 4>; interrupts = <0 131 4>;
clock-names = "clk_main", "clk_apb"; clock-names = "clk_main", "clk_apb";
xlnx,bus-width = <128>; xlnx,bus-width = <128>;
#stream-id-cells = <1>;
iommus = <&smmu 0x14ef>;
power-domains = <&pd_gdma>; power-domains = <&pd_gdma>;
}; };
@ -413,6 +429,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 77 4>; interrupts = <0 77 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x868>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -423,6 +441,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 78 4>; interrupts = <0 78 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x869>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -433,6 +453,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 79 4>; interrupts = <0 79 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86a>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -443,6 +465,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 80 4>; interrupts = <0 80 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86b>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -453,6 +477,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 81 4>; interrupts = <0 81 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86c>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -463,6 +489,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 82 4>; interrupts = <0 82 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86d>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -473,6 +501,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 83 4>; interrupts = <0 83 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86e>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -483,6 +513,8 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 84 4>; interrupts = <0 84 4>;
xlnx,bus-width = <64>; xlnx,bus-width = <64>;
#stream-id-cells = <1>;
iommus = <&smmu 0x86f>;
power-domains = <&pd_adma>; power-domains = <&pd_adma>;
}; };
@ -502,6 +534,8 @@
interrupts = <0 14 4>; interrupts = <0 14 4>;
#address-cells = <2>; #address-cells = <2>;
#size-cells = <1>; #size-cells = <1>;
#stream-id-cells = <1>;
iommus = <&smmu 0x872>;
power-domains = <&pd_nand>; power-domains = <&pd_nand>;
}; };
@ -515,6 +549,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#stream-id-cells = <1>; #stream-id-cells = <1>;
iommus = <&smmu 0x874>;
power-domains = <&pd_eth0>; power-domains = <&pd_eth0>;
}; };
@ -528,6 +563,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#stream-id-cells = <1>; #stream-id-cells = <1>;
iommus = <&smmu 0x875>;
power-domains = <&pd_eth1>; power-domains = <&pd_eth1>;
}; };
@ -541,6 +577,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#stream-id-cells = <1>; #stream-id-cells = <1>;
iommus = <&smmu 0x876>;
power-domains = <&pd_eth2>; power-domains = <&pd_eth2>;
}; };
@ -554,6 +591,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#stream-id-cells = <1>; #stream-id-cells = <1>;
iommus = <&smmu 0x877>;
power-domains = <&pd_eth3>; power-domains = <&pd_eth3>;
}; };
@ -636,6 +674,8 @@
<0x0 0xc0000000 0x8000000>; <0x0 0xc0000000 0x8000000>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#stream-id-cells = <1>;
iommus = <&smmu 0x873>;
power-domains = <&pd_qspi>; power-domains = <&pd_qspi>;
}; };
@ -666,6 +706,8 @@
reg = <0x0 0xff160000 0x1000>; reg = <0x0 0xff160000 0x1000>;
clock-names = "clk_xin", "clk_ahb"; clock-names = "clk_xin", "clk_ahb";
broken-tuning; broken-tuning;
#stream-id-cells = <1>;
iommus = <&smmu 0x870>;
power-domains = <&pd_sd0>; power-domains = <&pd_sd0>;
}; };
@ -678,12 +720,15 @@
reg = <0x0 0xff170000 0x1000>; reg = <0x0 0xff170000 0x1000>;
clock-names = "clk_xin", "clk_ahb"; clock-names = "clk_xin", "clk_ahb";
broken-tuning; broken-tuning;
#stream-id-cells = <1>;
iommus = <&smmu 0x871>;
power-domains = <&pd_sd1>; power-domains = <&pd_sd1>;
}; };
smmu: smmu@fd800000 { smmu: smmu@fd800000 {
compatible = "arm,mmu-500"; compatible = "arm,mmu-500";
reg = <0x0 0xfd800000 0x20000>; reg = <0x0 0xfd800000 0x20000>;
#iommu-cells = <1>;
#global-interrupts = <1>; #global-interrupts = <1>;
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 155 4>, interrupts = <0 155 4>,
@ -694,7 +739,29 @@
mmu-masters = < &gem0 0x874 mmu-masters = < &gem0 0x874
&gem1 0x875 &gem1 0x875
&gem2 0x876 &gem2 0x876
&gem3 0x877 >; &gem3 0x877
&usb0 0x860
&usb1 0x861
&qspi 0x873
&lpd_dma_chan1 0x868
&lpd_dma_chan2 0x869
&lpd_dma_chan3 0x86a
&lpd_dma_chan4 0x86b
&lpd_dma_chan5 0x86c
&lpd_dma_chan6 0x86d
&lpd_dma_chan7 0x86e
&lpd_dma_chan8 0x86f
&fpd_dma_chan1 0x14e8
&fpd_dma_chan2 0x14e9
&fpd_dma_chan3 0x14ea
&fpd_dma_chan4 0x14eb
&fpd_dma_chan5 0x14ec
&fpd_dma_chan6 0x14ed
&fpd_dma_chan7 0x14ee
&fpd_dma_chan8 0x14ef
&sdhci0 0x870
&sdhci1 0x871
&nand0 0x872>;
}; };
spi0: spi@ff040000 { spi0: spi@ff040000 {
@ -790,6 +857,8 @@
compatible = "xlnx,zynqmp-dwc3"; compatible = "xlnx,zynqmp-dwc3";
clock-names = "bus_clk", "ref_clk"; clock-names = "bus_clk", "ref_clk";
clocks = <&clk125>, <&clk125>; clocks = <&clk125>, <&clk125>;
#stream-id-cells = <1>;
iommus = <&smmu 0x860>;
power-domains = <&pd_usb0>; power-domains = <&pd_usb0>;
ranges; ranges;
@ -811,6 +880,8 @@
compatible = "xlnx,zynqmp-dwc3"; compatible = "xlnx,zynqmp-dwc3";
clock-names = "bus_clk", "ref_clk"; clock-names = "bus_clk", "ref_clk";
clocks = <&clk125>, <&clk125>; clocks = <&clk125>, <&clk125>;
#stream-id-cells = <1>;
iommus = <&smmu 0x861>;
power-domains = <&pd_usb1>; power-domains = <&pd_usb1>;
ranges; ranges;