imx: mx8m: add memory mapping for CAAM and TCM
Otherwise can't boot the M4 core as it is impossible to load its firmware into the TCM memory. Signed-off-by: Gary Bisson <gary.bisson@boundarydevices.com> Reviewed-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
		
							parent
							
								
									757ab988e4
								
							
						
					
					
						commit
						cb15885b48
					
				|  | @ -77,6 +77,22 @@ static struct mm_region imx8m_mem_map[] = { | ||||||
| 		.size = 0x100000UL, | 		.size = 0x100000UL, | ||||||
| 		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | | 		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | | ||||||
| 			 PTE_BLOCK_OUTER_SHARE | 			 PTE_BLOCK_OUTER_SHARE | ||||||
|  | 	}, { | ||||||
|  | 		/* CAAM */ | ||||||
|  | 		.virt = 0x100000UL, | ||||||
|  | 		.phys = 0x100000UL, | ||||||
|  | 		.size = 0x8000UL, | ||||||
|  | 		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | | ||||||
|  | 			 PTE_BLOCK_NON_SHARE | | ||||||
|  | 			 PTE_BLOCK_PXN | PTE_BLOCK_UXN | ||||||
|  | 	}, { | ||||||
|  | 		/* TCM */ | ||||||
|  | 		.virt = 0x7C0000UL, | ||||||
|  | 		.phys = 0x7C0000UL, | ||||||
|  | 		.size = 0x80000UL, | ||||||
|  | 		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | | ||||||
|  | 			 PTE_BLOCK_NON_SHARE | | ||||||
|  | 			 PTE_BLOCK_PXN | PTE_BLOCK_UXN | ||||||
| 	}, { | 	}, { | ||||||
| 		/* OCRAM */ | 		/* OCRAM */ | ||||||
| 		.virt = 0x900000UL, | 		.virt = 0x900000UL, | ||||||
|  |  | ||||||
		Loading…
	
		Reference in New Issue