DTS: Fix ETH PHY reset on HSC|DDC boards (imx53)
After the commit: "eth: dm: fec: Add gpio phy reset binding"
SHA1: efd0b79106
The FEC ETH driver switched to PHY GPIO reset performed with data defined
in DTS.
For the HSC|DDC boards the GPIO reset signal is active low and hence the
wrong DTS description must be changed (otherwise the reset for ETH is not
properly setup).
Signed-off-by: Lukasz Majewski <lukma@denx.de>
			
			
This commit is contained in:
		
							parent
							
								
									8e2b1f2251
								
							
						
					
					
						commit
						da60b4301c
					
				|  | @ -23,7 +23,7 @@ | ||||||
| 	pinctrl-names = "default"; | 	pinctrl-names = "default"; | ||||||
| 	pinctrl-0 = <&pinctrl_eth>; | 	pinctrl-0 = <&pinctrl_eth>; | ||||||
| 	phy-mode = "rmii"; | 	phy-mode = "rmii"; | ||||||
| 	phy-reset-gpios = <&gpio7 6 0>; | 	phy-reset-gpios = <&gpio7 6 GPIO_ACTIVE_LOW>; | ||||||
| 	status = "okay"; | 	status = "okay"; | ||||||
| }; | }; | ||||||
| 
 | 
 | ||||||
|  |  | ||||||
		Loading…
	
		Reference in New Issue