nmhw23: include mtest command
Plus tab fixes in board header file
This commit is contained in:
parent
8fc6631fcc
commit
db97715521
|
|
@ -34,6 +34,7 @@ CONFIG_CMD_MII=y
|
||||||
CONFIG_CMD_PING=y
|
CONFIG_CMD_PING=y
|
||||||
CONFIG_CMD_CACHE=y
|
CONFIG_CMD_CACHE=y
|
||||||
CONFIG_CMD_FAT=y
|
CONFIG_CMD_FAT=y
|
||||||
|
CONFIG_CMD_MEMTEST=y
|
||||||
CONFIG_SPL_OF_CONTROL=y
|
CONFIG_SPL_OF_CONTROL=y
|
||||||
CONFIG_DEFAULT_DEVICE_TREE="imx8_nmhw23"
|
CONFIG_DEFAULT_DEVICE_TREE="imx8_nmhw23"
|
||||||
CONFIG_ENV_IS_IN_MMC=y
|
CONFIG_ENV_IS_IN_MMC=y
|
||||||
|
|
|
||||||
|
|
@ -52,9 +52,9 @@
|
||||||
|
|
||||||
#define CONFIG_FSL_ESDHC
|
#define CONFIG_FSL_ESDHC
|
||||||
#define CONFIG_FSL_USDHC
|
#define CONFIG_FSL_USDHC
|
||||||
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
||||||
#define USDHC1_BASE_ADDR 0x5B010000
|
#define USDHC1_BASE_ADDR 0x5B010000
|
||||||
#define USDHC2_BASE_ADDR 0x5B020000
|
#define USDHC2_BASE_ADDR 0x5B020000
|
||||||
#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
|
#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
|
||||||
|
|
||||||
#define CONFIG_ENV_OVERWRITE
|
#define CONFIG_ENV_OVERWRITE
|
||||||
|
|
@ -130,9 +130,9 @@
|
||||||
/* Link Definitions */
|
/* Link Definitions */
|
||||||
#define CONFIG_LOADADDR 0x80280000
|
#define CONFIG_LOADADDR 0x80280000
|
||||||
|
|
||||||
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
||||||
|
|
||||||
#define CONFIG_SYS_INIT_SP_ADDR 0x80200000
|
#define CONFIG_SYS_INIT_SP_ADDR 0x80200000
|
||||||
|
|
||||||
/* Default environment is in SD */
|
/* Default environment is in SD */
|
||||||
#define CONFIG_ENV_SIZE 0x1000
|
#define CONFIG_ENV_SIZE 0x1000
|
||||||
|
|
@ -152,19 +152,23 @@
|
||||||
/* 1 Bank, 1GB */
|
/* 1 Bank, 1GB */
|
||||||
#define CONFIG_SYS_SDRAM_BASE 0x80000000
|
#define CONFIG_SYS_SDRAM_BASE 0x80000000
|
||||||
#define PHYS_SDRAM_1 0x80000000
|
#define PHYS_SDRAM_1 0x80000000
|
||||||
#define PHYS_SDRAM_1_SIZE 0x40000000
|
#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GB DDR */
|
||||||
#define PHYS_SDRAM_2 0
|
#define PHYS_SDRAM_2 0
|
||||||
#define PHYS_SDRAM_2_SIZE 0
|
#define PHYS_SDRAM_2_SIZE 0
|
||||||
|
|
||||||
|
/* Memory test */
|
||||||
|
#define CONFIG_SYS_MEMTEST_START CONFIG_LOADADDR
|
||||||
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + (PHYS_SDRAM_1_SIZE >> 1))
|
||||||
|
|
||||||
/* Serial */
|
/* Serial */
|
||||||
#define CONFIG_BAUDRATE 115200
|
#define CONFIG_BAUDRATE 115200
|
||||||
|
|
||||||
/* Monitor Command Prompt */
|
/* Monitor Command Prompt */
|
||||||
#define CONFIG_HUSH_PARSER
|
#define CONFIG_HUSH_PARSER
|
||||||
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
||||||
#define CONFIG_SYS_CBSIZE 2048
|
#define CONFIG_SYS_CBSIZE 2048
|
||||||
#define CONFIG_SYS_MAXARGS 64
|
#define CONFIG_SYS_MAXARGS 64
|
||||||
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
||||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
||||||
sizeof(CONFIG_SYS_PROMPT) + 16)
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue