LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

powerpc, mpc83xx: add DDR SDRAM Timing Configuration 3 definitions 

Signed-off-by: Heiko Schocher <hs@denx.de>

Added its mask, too, for intra-file consistency.

Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
This commit is contained in:
Heiko Schocher 2011-09-26 13:36:54 +02:00 committed by Kim Phillips
parent 4e8b750c53
commit f1ccd10672
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
include/mpc83xx.h
View File

@ -1053,6 +1053,12 @@
#define TIMING_CFG2_FOUR_ACT 0x0000003F #define TIMING_CFG2_FOUR_ACT 0x0000003F
#define TIMING_CFG2_FOUR_ACT_SHIFT 0 #define TIMING_CFG2_FOUR_ACT_SHIFT 0
/*
* TIMING_CFG_3 - DDR SDRAM Timing Configuration 3
*/
#define TIMING_CFG3_EXT_REFREC 0x00070000
#define TIMING_CFG3_EXT_REFREC_SHIFT 16
/* /*
* DDR_SDRAM_CFG - DDR SDRAM Control Configuration * DDR_SDRAM_CFG - DDR SDRAM Control Configuration
*/ */