LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM: DRA72-evm: Enable HW leveling 

Updating EMIF registers to enable HW leveling
on DRA72-evm.
Also updating the timing registers.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Lokesh Vutla 2015-06-03 14:43:24 +05:30 committed by Tom Rini
parent 920638fa5e
commit f308b4fce5
1 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
arch/arm/cpu/armv7/omap5/sdram.c
View File

@ -191,15 +191,15 @@ const struct emif_regs emif_1_regs_ddr3_666_mhz_1cs_dra_es1 = {
.sdram_config_init = 0x61862B32, .sdram_config_init = 0x61862B32,
.sdram_config = 0x61862B32, .sdram_config = 0x61862B32,
.sdram_config2 = 0x08000000, .sdram_config2 = 0x08000000,
.ref_ctrl = 0x0000493E, .ref_ctrl = 0x0000514C,
.ref_ctrl_final = 0x0000144A, .ref_ctrl_final = 0x0000144A,
.sdram_tim1 = 0xD113781C, .sdram_tim1 = 0xD113781C,
.sdram_tim2 = 0x308F7FE3, .sdram_tim2 = 0x305A7FDA,
.sdram_tim3 = 0x009F86A8, .sdram_tim3 = 0x409F86A8,
.read_idle_ctrl = 0x00050000, .read_idle_ctrl = 0x00050000,
.zq_config = 0x0007190B, .zq_config = 0x5007190B,
.temp_alert_config = 0x00000000, .temp_alert_config = 0x00000000,
.emif_ddr_phy_ctlr_1_init = 0x0E24400D, .emif_ddr_phy_ctlr_1_init = 0x0024400D,
.emif_ddr_phy_ctlr_1 = 0x0E24400D, .emif_ddr_phy_ctlr_1 = 0x0E24400D,
.emif_ddr_ext_phy_ctrl_1 = 0x10040100, .emif_ddr_ext_phy_ctrl_1 = 0x10040100,
.emif_ddr_ext_phy_ctrl_2 = 0x00A400A4, .emif_ddr_ext_phy_ctrl_2 = 0x00A400A4,
@ -207,7 +207,7 @@ const struct emif_regs emif_1_regs_ddr3_666_mhz_1cs_dra_es1 = {
.emif_ddr_ext_phy_ctrl_4 = 0x00B000B0, .emif_ddr_ext_phy_ctrl_4 = 0x00B000B0,
.emif_ddr_ext_phy_ctrl_5 = 0x00B000B0, .emif_ddr_ext_phy_ctrl_5 = 0x00B000B0,
.emif_rd_wr_lvl_rmp_win = 0x00000000, .emif_rd_wr_lvl_rmp_win = 0x00000000,
.emif_rd_wr_lvl_rmp_ctl = 0x00000000, .emif_rd_wr_lvl_rmp_ctl = 0x80000000,
.emif_rd_wr_lvl_ctl = 0x00000000, .emif_rd_wr_lvl_ctl = 0x00000000,
.emif_rd_wr_exec_thresh = 0x00000305 .emif_rd_wr_exec_thresh = 0x00000305
}; };
@ -533,6 +533,11 @@ dra_ddr3_ext_phy_ctrl_const_base_666MHz[] = {
0x0, 0x0,
0x0, 0x0,
0x0, 0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0 0x0
}; };