LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

imx: imx93_evk: Set ARM clock to 1.7Ghz 

Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC
to Overdrive voltage 0.9V

Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Peng Fan 2022-07-26 16:41:11 +08:00 committed by Stefano Babic
parent 86a179703c
commit feaf8e0cf0
3 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/include/asm/arch-imx9/clock.h
View File

@ -217,6 +217,8 @@ void dram_pll_init(ulong pll_val);
void dram_enable_bypass(ulong clk_val); void dram_enable_bypass(ulong clk_val);
void dram_disable_bypass(void); void dram_disable_bypass(void);
int configure_intpll(enum ccm_clk_src pll, u32 freq);
int ccm_clk_src_on(enum ccm_clk_src oscpll, bool enable); int ccm_clk_src_on(enum ccm_clk_src oscpll, bool enable);
int ccm_clk_src_auto(enum ccm_clk_src oscpll, bool enable); int ccm_clk_src_auto(enum ccm_clk_src oscpll, bool enable);
int ccm_clk_src_lpm(enum ccm_clk_src oscpll, bool enable); int ccm_clk_src_lpm(enum ccm_clk_src oscpll, bool enable);
@ -238,5 +240,5 @@ int ccm_shared_gpr_tz_access(u32 gpr, bool non_secure, bool user_mode, bool lock
void enable_usboh3_clk(unsigned char enable); void enable_usboh3_clk(unsigned char enable);
int set_clk_enet(enum enet_freq type); int set_clk_enet(enum enet_freq type);
int set_clk_eqos(enum enet_freq type); int set_clk_eqos(enum enet_freq type);
void set_arm_clk(ulong freq);
#endif #endif

9
arch/arm/mach-imx/imx9/clock.c
View File

@ -665,6 +665,15 @@ void dram_disable_bypass(void)
/* Switch from DRAM clock root from CCM to PLL */ /* Switch from DRAM clock root from CCM to PLL */
ccm_shared_gpr_set(SHARED_GPR_DRAM_CLK, SHARED_GPR_DRAM_CLK_SEL_PLL); ccm_shared_gpr_set(SHARED_GPR_DRAM_CLK, SHARED_GPR_DRAM_CLK_SEL_PLL);
} }
void set_arm_clk(ulong freq)
{
/* Increase ARM clock to 1.7Ghz */
ccm_shared_gpr_set(SHARED_GPR_A55_CLK, SHARED_GPR_A55_CLK_SEL_CCM);
configure_intpll(ARM_PLL_CLK, 1700000000);
ccm_shared_gpr_set(SHARED_GPR_A55_CLK, SHARED_GPR_A55_CLK_SEL_PLL);
}
#endif #endif
int clock_init(void) int clock_init(void)

3
board/freescale/imx93_evk/spl.c
View File

@ -108,6 +108,9 @@ void board_init_f(ulong dummy)
} }
power_init_board(); power_init_board();
/* 1.7GHz */
set_arm_clk(1700000000);
/* Init power of mix */ /* Init power of mix */
soc_power_init(); soc_power_init();