118 lines
3.6 KiB
C
118 lines
3.6 KiB
C
|
|
/******************************************************************************
|
|
*
|
|
* (c) Copyright 2010-2014 Xilinx, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
*
|
|
*******************************************************************************/
|
|
/****************************************************************************/
|
|
/**
|
|
*
|
|
* @file ps7_init.h
|
|
*
|
|
* This file can be included in FSBL code
|
|
* to get prototype of ps7_init() function
|
|
* and error codes
|
|
*
|
|
*****************************************************************************/
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
|
|
//typedef unsigned int u32;
|
|
|
|
|
|
/** do we need to make this name more unique ? **/
|
|
//extern u32 ps7_init_data[];
|
|
extern unsigned long * ps7_ddr_init_data;
|
|
extern unsigned long * ps7_mio_init_data;
|
|
extern unsigned long * ps7_pll_init_data;
|
|
extern unsigned long * ps7_clock_init_data;
|
|
extern unsigned long * ps7_peripherals_init_data;
|
|
|
|
|
|
|
|
#define OPCODE_EXIT 0U
|
|
#define OPCODE_CLEAR 1U
|
|
#define OPCODE_WRITE 2U
|
|
#define OPCODE_MASKWRITE 3U
|
|
#define OPCODE_MASKPOLL 4U
|
|
#define OPCODE_MASKDELAY 5U
|
|
#define NEW_PS7_ERR_CODE 1
|
|
|
|
/* Encode number of arguments in last nibble */
|
|
#define EMIT_EXIT() ( (OPCODE_EXIT << 4 ) | 0 )
|
|
#define EMIT_CLEAR(addr) ( (OPCODE_CLEAR << 4 ) | 1 ) , addr
|
|
#define EMIT_WRITE(addr,val) ( (OPCODE_WRITE << 4 ) | 2 ) , addr, val
|
|
#define EMIT_MASKWRITE(addr,mask,val) ( (OPCODE_MASKWRITE << 4 ) | 3 ) , addr, mask, val
|
|
#define EMIT_MASKPOLL(addr,mask) ( (OPCODE_MASKPOLL << 4 ) | 2 ) , addr, mask
|
|
#define EMIT_MASKDELAY(addr,mask) ( (OPCODE_MASKDELAY << 4 ) | 2 ) , addr, mask
|
|
|
|
/* Returns codes of PS7_Init */
|
|
#define PS7_INIT_SUCCESS (0) // 0 is success in good old C
|
|
#define PS7_INIT_CORRUPT (1) // 1 the data is corrupted, and slcr reg are in corrupted state now
|
|
#define PS7_INIT_TIMEOUT (2) // 2 when a poll operation timed out
|
|
#define PS7_POLL_FAILED_DDR_INIT (3) // 3 when a poll operation timed out for ddr init
|
|
#define PS7_POLL_FAILED_DMA (4) // 4 when a poll operation timed out for dma done bit
|
|
#define PS7_POLL_FAILED_PLL (5) // 5 when a poll operation timed out for pll sequence init
|
|
|
|
|
|
/* Silicon Versions */
|
|
#define PCW_SILICON_VERSION_1 0
|
|
#define PCW_SILICON_VERSION_2 1
|
|
#define PCW_SILICON_VERSION_3 2
|
|
|
|
/* This flag to be used by FSBL to check whether ps7_post_config() proc exixts */
|
|
#define PS7_POST_CONFIG
|
|
|
|
/* Freq of all peripherals */
|
|
|
|
#define APU_FREQ 666666687
|
|
#define DDR_FREQ 533333374
|
|
#define DCI_FREQ 10158731
|
|
#define QSPI_FREQ 200000000
|
|
#define SMC_FREQ 10000000
|
|
#define ENET0_FREQ 25000000
|
|
#define ENET1_FREQ 10000000
|
|
#define USB0_FREQ 60000000
|
|
#define USB1_FREQ 60000000
|
|
#define SDIO_FREQ 50000000
|
|
#define UART_FREQ 50000000
|
|
#define SPI_FREQ 10000000
|
|
#define I2C_FREQ 111111115
|
|
#define WDT_FREQ 111111115
|
|
#define TTC_FREQ 50000000
|
|
#define CAN_FREQ 23809523
|
|
#define PCAP_FREQ 200000000
|
|
#define TPIU_FREQ 200000000
|
|
#define FPGA0_FREQ 50000000
|
|
#define FPGA1_FREQ 50000000
|
|
#define FPGA2_FREQ 50000000
|
|
#define FPGA3_FREQ 50000000
|
|
|
|
|
|
/* For delay calculation using global registers*/
|
|
#define SCU_GLOBAL_TIMER_COUNT_L32 0xF8F00200
|
|
#define SCU_GLOBAL_TIMER_COUNT_U32 0xF8F00204
|
|
#define SCU_GLOBAL_TIMER_CONTROL 0xF8F00208
|
|
#define SCU_GLOBAL_TIMER_AUTO_INC 0xF8F00218
|
|
|
|
int ps7_config( unsigned long*);
|
|
int ps7_init();
|
|
int ps7_post_config();
|
|
int ps7_debug();
|
|
char* getPS7MessageInfo(unsigned key);
|
|
|
|
void perf_start_clock(void);
|
|
void perf_disable_clock(void);
|
|
void perf_reset_clock(void);
|
|
void perf_reset_and_start_timer();
|
|
int get_number_of_cycles_for_delay(unsigned int delay);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|