107 lines
		
	
	
		
			2.8 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			107 lines
		
	
	
		
			2.8 KiB
		
	
	
	
		
			C
		
	
	
	
| /*
 | |
|  * (C) Copyright 2015 Rockchip Electronics Co., Ltd
 | |
|  *
 | |
|  * SPDX-License-Identifier:     GPL-2.0+
 | |
|  */
 | |
| #ifndef __CONFIG_RK3036_COMMON_H
 | |
| #define __CONFIG_RK3036_COMMON_H
 | |
| 
 | |
| #define CONFIG_SYS_CACHELINE_SIZE	64
 | |
| 
 | |
| #include <asm/arch/hardware.h>
 | |
| 
 | |
| #define CONFIG_SYS_NO_FLASH
 | |
| #define CONFIG_NR_DRAM_BANKS		1
 | |
| #define CONFIG_ENV_IS_NOWHERE
 | |
| #define CONFIG_ENV_SIZE			0x2000
 | |
| #define CONFIG_SYS_MAXARGS		16
 | |
| #define CONFIG_BAUDRATE			115200
 | |
| #define CONFIG_SYS_MALLOC_LEN		(32 << 20)
 | |
| #define CONFIG_SYS_CBSIZE		1024
 | |
| #define CONFIG_SKIP_LOWLEVEL_INIT
 | |
| #define CONFIG_SYS_THUMB_BUILD
 | |
| #define CONFIG_DISPLAY_BOARDINFO
 | |
| 
 | |
| #define CONFIG_SYS_TIMER_RATE		(24 * 1000 * 1000)
 | |
| #define CONFIG_SYS_TIMER_BASE		0x200440a0 /* TIMER5 */
 | |
| #define CONFIG_SYS_TIMER_COUNTER	(CONFIG_SYS_TIMER_BASE + 8)
 | |
| 
 | |
| #define CONFIG_SPL_SERIAL_SUPPORT
 | |
| 
 | |
| #define CONFIG_SYS_NS16550
 | |
| #define CONFIG_SYS_NS16550_MEM32
 | |
| 
 | |
| #define CONFIG_SYS_TEXT_BASE		0x60000000
 | |
| #define CONFIG_SYS_INIT_SP_ADDR		0x60100000
 | |
| #define CONFIG_SYS_LOAD_ADDR		0x60800800
 | |
| #define CONFIG_SPL_STACK		0x10081fff
 | |
| #define CONFIG_SPL_TEXT_BASE		0x10081004
 | |
| 
 | |
| #define CONFIG_ROCKCHIP_MAX_INIT_SIZE	(4 << 10)
 | |
| #define CONFIG_ROCKCHIP_CHIP_TAG	"RK30"
 | |
| 
 | |
| /* MMC/SD IP block */
 | |
| #define CONFIG_MMC
 | |
| #define CONFIG_GENERIC_MMC
 | |
| #define CONFIG_DWMMC
 | |
| #define CONFIG_BOUNCE_BUFFER
 | |
| 
 | |
| #define CONFIG_FAT_WRITE
 | |
| #define CONFIG_PARTITION_UUIDS
 | |
| #define CONFIG_CMD_PART
 | |
| 
 | |
| #define CONFIG_SYS_SDRAM_BASE		0x60000000
 | |
| #define CONFIG_NR_DRAM_BANKS		1
 | |
| #define SDRAM_BANK_SIZE			(512UL << 20UL)
 | |
| 
 | |
| #define CONFIG_SPI_FLASH
 | |
| #define CONFIG_SPI
 | |
| #define CONFIG_SPI_FLASH_GIGADEVICE
 | |
| #define CONFIG_SF_DEFAULT_SPEED 20000000
 | |
| 
 | |
| #ifndef CONFIG_SPL_BUILD
 | |
| /* usb otg */
 | |
| #define CONFIG_USB_GADGET
 | |
| #define CONFIG_USB_GADGET_DUALSPEED
 | |
| #define CONFIG_USB_GADGET_DWC2_OTG
 | |
| #define CONFIG_USB_GADGET_VBUS_DRAW	0
 | |
| 
 | |
| /* fastboot  */
 | |
| #define CONFIG_CMD_FASTBOOT
 | |
| #define CONFIG_USB_FUNCTION_FASTBOOT
 | |
| #define CONFIG_FASTBOOT_FLASH
 | |
| #define CONFIG_FASTBOOT_FLASH_MMC_DEV	0
 | |
| #define CONFIG_FASTBOOT_BUF_ADDR	CONFIG_SYS_LOAD_ADDR
 | |
| #define CONFIG_FASTBOOT_BUF_SIZE	0x08000000
 | |
| 
 | |
| #define CONFIG_USB_GADGET_DOWNLOAD
 | |
| #define CONFIG_G_DNL_MANUFACTURER	"Rockchip"
 | |
| #define CONFIG_G_DNL_VENDOR_NUM		0x2207
 | |
| #define CONFIG_G_DNL_PRODUCT_NUM	0x310a
 | |
| 
 | |
| #include <config_distro_defaults.h>
 | |
| 
 | |
| #define ENV_MEM_LAYOUT_SETTINGS \
 | |
| 	"scriptaddr=0x60000000\0" \
 | |
| 	"pxefile_addr_r=0x60100000\0" \
 | |
| 	"fdt_addr_r=0x61f00000\0" \
 | |
| 	"kernel_addr_r=0x62000000\0" \
 | |
| 	"ramdisk_addr_r=0x64000000\0"
 | |
| 
 | |
| /* First try to boot from SD (index 0), then eMMC (index 1 */
 | |
| #define BOOT_TARGET_DEVICES(func) \
 | |
| 	func(MMC, mmc, 0) \
 | |
| 	func(MMC, mmc, 1)
 | |
| 
 | |
| #include <config_distro_bootcmd.h>
 | |
| 
 | |
| /* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
 | |
|  * so limit the fdt reallocation to that */
 | |
| #define CONFIG_EXTRA_ENV_SETTINGS \
 | |
| 	"fdt_high=0x7fffffff\0" \
 | |
| 	ENV_MEM_LAYOUT_SETTINGS \
 | |
| 	BOOTENV
 | |
| #endif
 | |
| 
 | |
| #endif
 |