146 lines
3.5 KiB
C
146 lines
3.5 KiB
C
/*
|
|
* Copyright (C) 2009 David Brownell
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <nand.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/emif_defs.h>
|
|
#include <asm/arch/nand_defs.h>
|
|
#include <asm/arch/davinci_misc.h>
|
|
#include <net.h>
|
|
#include <netdev.h>
|
|
#ifdef CONFIG_DAVINCI_MMC
|
|
#include <mmc.h>
|
|
#include <asm/arch/sdmmc_defs.h>
|
|
#endif
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/*
|
|
* With the DM355 EVM, u-boot is *always* a third stage loader,
|
|
* unless a JTAG debugger handles the first two stages:
|
|
*
|
|
* - 1st stage is ROM Boot Loader (RBL), which searches for a
|
|
* second stage loader in one of three places based on SW7:
|
|
* NAND (with MMC/SD fallback), MMC/SD, or UART.
|
|
*
|
|
* - 2nd stage is User Boot Loader (UBL), using at most 30KB
|
|
* of on-chip SRAM, responsible for lowlevel init, and for
|
|
* loading the third stage loader into DRAM.
|
|
*
|
|
* - 3rd stage, that's us!
|
|
*/
|
|
|
|
int board_init(void)
|
|
{
|
|
gd->bd->bi_arch_number = MACH_TYPE_DAVINCI_DM355_EVM;
|
|
gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
|
|
|
|
/* We expect the UBL to have handled "lowlevel init", which
|
|
* involves setting up at least:
|
|
* - clocks
|
|
* + PLL1 (for ARM and peripherals) and PLL2 (for DDR)
|
|
* + clock divisors for those PLLs
|
|
* + LPSC_DDR module enabled
|
|
* + LPSC_TIMER0 module (still) enabled
|
|
* - EMIF
|
|
* + DDR init and timings
|
|
* + AEMIF timings (for NAND and DM9000)
|
|
* - pinmux
|
|
*
|
|
* Some of that is repeated here, mostly as a precaution.
|
|
*/
|
|
|
|
/* AEMIF: Some "address" lines are available as GPIOs. A3..A13
|
|
* could be too if we used A12 as a GPIO during NAND chipselect
|
|
* (and Linux did too), letting us control the LED on A7/GPIO61.
|
|
*/
|
|
REG(PINMUX2) = 0x0c08;
|
|
|
|
/* UART0 may still be in SyncReset if we didn't boot from UART */
|
|
davinci_enable_uart0();
|
|
|
|
/* EDMA may be in SyncReset too; turn it on, Linux won't (yet) */
|
|
lpsc_on(DAVINCI_LPSC_TPCC);
|
|
lpsc_on(DAVINCI_LPSC_TPTC0);
|
|
lpsc_on(DAVINCI_LPSC_TPTC1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_DRIVER_DM9000
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
return dm9000_initialize(bis);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_NAND_DAVINCI
|
|
|
|
static void nand_dm355evm_select_chip(struct mtd_info *mtd, int chip)
|
|
{
|
|
struct nand_chip *this = mtd->priv;
|
|
unsigned long wbase = (unsigned long) this->IO_ADDR_W;
|
|
unsigned long rbase = (unsigned long) this->IO_ADDR_R;
|
|
|
|
if (chip == 1) {
|
|
__set_bit(14, &wbase);
|
|
__set_bit(14, &rbase);
|
|
} else {
|
|
__clear_bit(14, &wbase);
|
|
__clear_bit(14, &rbase);
|
|
}
|
|
this->IO_ADDR_W = (void *)wbase;
|
|
this->IO_ADDR_R = (void *)rbase;
|
|
}
|
|
|
|
int board_nand_init(struct nand_chip *nand)
|
|
{
|
|
davinci_nand_init(nand);
|
|
nand->select_chip = nand_dm355evm_select_chip;
|
|
return 0;
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_DAVINCI_MMC
|
|
static struct davinci_mmc mmc_sd0 = {
|
|
.reg_base = (struct davinci_mmc_regs *)DAVINCI_MMC_SD0_BASE,
|
|
.input_clk = 108000000,
|
|
.host_caps = MMC_MODE_4BIT,
|
|
.voltages = MMC_VDD_32_33 | MMC_VDD_33_34,
|
|
.version = MMC_CTLR_VERSION_1,
|
|
};
|
|
|
|
#ifdef CONFIG_DAVINCI_MMC_SD1
|
|
static struct davinci_mmc mmc_sd1 = {
|
|
.reg_base = (struct davinci_mmc_regs *)DAVINCI_MMC_SD1_BASE,
|
|
.input_clk = 108000000,
|
|
.host_caps = MMC_MODE_4BIT,
|
|
.voltages = MMC_VDD_32_33 | MMC_VDD_33_34,
|
|
.version = MMC_CTLR_VERSION_1,
|
|
};
|
|
#endif
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
int err;
|
|
|
|
/* Add slot-0 to mmc subsystem */
|
|
err = davinci_mmc_init(bis, &mmc_sd0);
|
|
if (err)
|
|
return err;
|
|
|
|
#ifdef CONFIG_DAVINCI_MMC_SD1
|
|
/* Add slot-1 to mmc subsystem */
|
|
err = davinci_mmc_init(bis, &mmc_sd1);
|
|
#endif
|
|
|
|
return err;
|
|
}
|
|
#endif
|