LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
u-boot/arch/arm/mach-socfpga
History
Chee Hong Ang 6b6307ed22 arm: socfpga: soc64: Check FPGA Config status register before bridge reset 
Instead of querying SDM for FPGA configuration status through mailbox
messages, U-Boot now checks System Manager's FPGA Config status register
for FPGA configuration status before resetting bridge.

Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com>
Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com>
 		2020-09-03 11:26:07 +08:00
..
include/mach arm: socfpga: soc64: Check FPGA Config status register before bridge reset 2020-09-03 11:26:07 +08:00
Kconfig arm: socfpga: arria10: Enable cache driver in SPL 2020-04-13 13:49:51 +02:00
Makefile arm: socfpga: agilex: Enable Agilex SoC build 2020-01-07 14:38:34 +01:00
board.c common: Drop init.h from common header 2020-05-18 17:33:33 -04:00
clock_manager.c command: Remove the cmd_tbl_t typedef 2020-05-18 18:36:55 -04:00
clock_manager_agilex.c common: Drop log.h from common header 2020-05-18 21:19:18 -04:00
clock_manager_arria10.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
clock_manager_gen5.c arm: socfpga: Convert clock manager from struct to defines 2020-01-07 14:38:33 +01:00
clock_manager_s10.c arm: socfpga: Move Stratix10 and Agilex system manager common code 2020-01-07 14:38:33 +01:00
firewall.c arm: socfpga: Move Stratix10 and Agilex system manager common code 2020-01-07 14:38:33 +01:00
fpga_manager.c SPDX: Convert all of our single license tags to Linux Kernel style 2018-05-07 09:34:12 -04:00
freeze_controller.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
mailbox_s10.c common: Move hang() to the same header as panic() 2020-01-17 17:53:40 -05:00
misc.c command: Remove the cmd_tbl_t typedef 2020-05-18 18:36:55 -04:00
misc_arria10.c common: Drop init.h from common header 2020-05-18 17:33:33 -04:00
misc_gen5.c common: Drop linux/bitops.h from common header 2020-05-18 21:19:23 -04:00
misc_s10.c arm: socfpga: soc64: Check FPGA Config status register before bridge reset 2020-09-03 11:26:07 +08:00
mmu-arm64_s10.c arm: socfpga: stratix10: Add MMU support for Stratix10 SoC 2018-07-12 09:22:11 +02:00
pinmux_arria10.c common: Drop log.h from common header 2020-05-18 21:19:18 -04:00
qts-filter.sh ddr: altera: Add DDR2 support to Gen5 driver 2020-02-05 03:01:57 +01:00
reset_manager_arria10.c arm: socfpga: Convert system manager from struct to defines 2020-01-07 14:38:33 +01:00
reset_manager_gen5.c common: Drop linux/bitops.h from common header 2020-05-18 21:19:23 -04:00
reset_manager_s10.c arm: socfpga: Move Stratix10 and Agilex system manager common code 2020-01-07 14:38:33 +01:00
scan_manager.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
spl_a10.c common: Drop init.h from common header 2020-05-18 17:33:33 -04:00
spl_agilex.c common: Drop log.h from common header 2020-05-18 21:19:18 -04:00
spl_gen5.c common: Drop linux/bitops.h from common header 2020-05-18 21:19:23 -04:00
spl_s10.c common: Drop log.h from common header 2020-05-18 21:19:18 -04:00
system_manager_gen5.c arm: socfpga: Convert system manager from struct to defines 2020-01-07 14:38:33 +01:00
system_manager_s10.c arm: socfpga: Move Stratix10 and Agilex system manager common code 2020-01-07 14:38:33 +01:00
timer.c common: Drop init.h from common header 2020-05-18 17:33:33 -04:00
timer_s10.c common: Drop init.h from common header 2020-05-18 17:33:33 -04:00
wrap_iocsr_config.c SPDX: Convert all of our single license tags to Linux Kernel style 2018-05-07 09:34:12 -04:00
wrap_pinmux_config.c SPDX: Convert all of our single license tags to Linux Kernel style 2018-05-07 09:34:12 -04:00
wrap_pinmux_config_s10.c arm: socfpga: stratix10: Add pinmux support for Stratix10 SoC 2018-05-18 10:30:48 +02:00
wrap_pll_config.c SPDX: Convert all of our single license tags to Linux Kernel style 2018-05-07 09:34:12 -04:00
wrap_pll_config_s10.c arm: agilex: Add clock handoff offset for Agilex 2020-01-07 14:38:33 +01:00
wrap_sdram_config.c ddr: altera: Add DDR2 support to Gen5 driver 2020-02-05 03:01:57 +01:00