46 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			46 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
| /*
 | |
|  * (C) Copyright 2000-2003
 | |
|  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 | |
|  *
 | |
|  * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
 | |
|  * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <asm/arch/imx-regs.h>
 | |
| #include <asm/arch/clock.h>
 | |
| 
 | |
| #ifdef CONFIG_FSL_ESDHC
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| #endif
 | |
| 
 | |
| int get_clocks(void)
 | |
| {
 | |
| #ifdef CONFIG_FSL_ESDHC
 | |
| #ifdef CONFIG_FSL_USDHC
 | |
| #if CONFIG_SYS_FSL_ESDHC_ADDR == USDHC2_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
 | |
| #elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC3_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
 | |
| #elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC4_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
 | |
| #else
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
 | |
| #endif
 | |
| #else
 | |
| #if CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC2_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
 | |
| #elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC3_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
 | |
| #elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC4_BASE_ADDR
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
 | |
| #else
 | |
| 	gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
 | |
| #endif
 | |
| #endif
 | |
| #endif
 | |
| 	return 0;
 | |
| }
 |