LM
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
u-boot/arch/riscv/cpu
History
Leo Yu-Chi Liang 8900e2bbec riscv: Rename Andes cpu and board names 
The current ae350-related defconfigs could also
support newer Andes CPU IP, so modify the names of CPU
from ax25 to andesv5, and board name from ax25-ae350 to ae350.

Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Reviewed-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Rick Chen <rick@andestech.com>
 		2023-02-17 19:07:48 +08:00
..
andesv5 riscv: Rename Andes cpu and board names 2023-02-17 19:07:48 +08:00
fu540 board_f: Fix types for board_get_usable_ram_top() 2022-09-23 15:12:42 -04:00
fu740 board_f: Fix types for board_get_usable_ram_top() 2022-09-23 15:12:42 -04:00
generic board_f: Fix types for board_get_usable_ram_top() 2022-09-23 15:12:42 -04:00
Makefile riscv: Move trap handler codes to mtrap.S 2018-12-18 09:56:27 +08:00
cpu.c riscv: cpu: check U-Mode before counteren write 2023-02-01 16:17:13 +08:00
mtrap.S riscv: Add option to print registers on exception 2020-02-10 14:51:08 +08:00
start.S riscv: Introduce AVAILABLE_HARTS 2022-09-26 14:29:13 +08:00
u-boot-spl.lds linker_lists: Rename sections to remove . prefix 2022-06-23 12:58:18 -04:00
u-boot.lds linker_lists: Rename sections to remove . prefix 2022-06-23 12:58:18 -04:00