155 lines
		
	
	
		
			3.9 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			155 lines
		
	
	
		
			3.9 KiB
		
	
	
	
		
			C
		
	
	
	
| /*
 | |
|  * Copyright (C) 2012-2015 Panasonic Corporation
 | |
|  *   Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #include <linux/serial_reg.h>
 | |
| #include <asm/io.h>
 | |
| #include <asm/errno.h>
 | |
| #include <dm/device.h>
 | |
| #include <dm/platform_data/serial-uniphier.h>
 | |
| #include <serial.h>
 | |
| #include <fdtdec.h>
 | |
| 
 | |
| /*
 | |
|  * Note: Register map is slightly different from that of 16550.
 | |
|  */
 | |
| struct uniphier_serial {
 | |
| 	u32 rx;			/* In:  Receive buffer */
 | |
| #define tx rx			/* Out: Transmit buffer */
 | |
| 	u32 ier;		/* Interrupt Enable Register */
 | |
| 	u32 iir;		/* In: Interrupt ID Register */
 | |
| 	u32 char_fcr;		/* Charactor / FIFO Control Register */
 | |
| 	u32 lcr_mcr;		/* Line/Modem Control Register */
 | |
| #define LCR_SHIFT	8
 | |
| #define LCR_MASK	(0xff << (LCR_SHIFT))
 | |
| 	u32 lsr;		/* In: Line Status Register */
 | |
| 	u32 msr;		/* In: Modem Status Register */
 | |
| 	u32 __rsv0;
 | |
| 	u32 __rsv1;
 | |
| 	u32 dlr;		/* Divisor Latch Register */
 | |
| };
 | |
| 
 | |
| struct uniphier_serial_private_data {
 | |
| 	struct uniphier_serial __iomem *membase;
 | |
| };
 | |
| 
 | |
| #define uniphier_serial_port(dev)	\
 | |
| 	((struct uniphier_serial_private_data *)dev_get_priv(dev))->membase
 | |
| 
 | |
| static int uniphier_serial_setbrg(struct udevice *dev, int baudrate)
 | |
| {
 | |
| 	struct uniphier_serial_platform_data *plat = dev_get_platdata(dev);
 | |
| 	struct uniphier_serial __iomem *port = uniphier_serial_port(dev);
 | |
| 	const unsigned int mode_x_div = 16;
 | |
| 	unsigned int divisor;
 | |
| 
 | |
| 	divisor = DIV_ROUND_CLOSEST(plat->uartclk, mode_x_div * baudrate);
 | |
| 
 | |
| 	writel(divisor, &port->dlr);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| static int uniphier_serial_getc(struct udevice *dev)
 | |
| {
 | |
| 	struct uniphier_serial __iomem *port = uniphier_serial_port(dev);
 | |
| 
 | |
| 	if (!(readl(&port->lsr) & UART_LSR_DR))
 | |
| 		return -EAGAIN;
 | |
| 
 | |
| 	return readl(&port->rx);
 | |
| }
 | |
| 
 | |
| static int uniphier_serial_putc(struct udevice *dev, const char c)
 | |
| {
 | |
| 	struct uniphier_serial __iomem *port = uniphier_serial_port(dev);
 | |
| 
 | |
| 	if (!(readl(&port->lsr) & UART_LSR_THRE))
 | |
| 		return -EAGAIN;
 | |
| 
 | |
| 	writel(c, &port->tx);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| static int uniphier_serial_pending(struct udevice *dev, bool input)
 | |
| {
 | |
| 	struct uniphier_serial __iomem *port = uniphier_serial_port(dev);
 | |
| 
 | |
| 	if (input)
 | |
| 		return readl(&port->lsr) & UART_LSR_DR;
 | |
| 	else
 | |
| 		return !(readl(&port->lsr) & UART_LSR_THRE);
 | |
| }
 | |
| 
 | |
| static int uniphier_serial_probe(struct udevice *dev)
 | |
| {
 | |
| 	u32 tmp;
 | |
| 	struct uniphier_serial_private_data *priv = dev_get_priv(dev);
 | |
| 	struct uniphier_serial_platform_data *plat = dev_get_platdata(dev);
 | |
| 	struct uniphier_serial __iomem *port;
 | |
| 
 | |
| 	port = map_sysmem(plat->base, sizeof(struct uniphier_serial));
 | |
| 	if (!port)
 | |
| 		return -ENOMEM;
 | |
| 
 | |
| 	priv->membase = port;
 | |
| 
 | |
| 	tmp = readl(&port->lcr_mcr);
 | |
| 	tmp &= ~LCR_MASK;
 | |
| 	tmp |= UART_LCR_WLEN8 << LCR_SHIFT;
 | |
| 	writel(tmp, &port->lcr_mcr);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| static int uniphier_serial_remove(struct udevice *dev)
 | |
| {
 | |
| 	unmap_sysmem(uniphier_serial_port(dev));
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| #ifdef CONFIG_OF_CONTROL
 | |
| static const struct udevice_id uniphier_uart_of_match[] = {
 | |
| 	{ .compatible = "panasonic,uniphier-uart" },
 | |
| 	{},
 | |
| };
 | |
| 
 | |
| static int uniphier_serial_ofdata_to_platdata(struct udevice *dev)
 | |
| {
 | |
| 	struct uniphier_serial_platform_data *plat = dev_get_platdata(dev);
 | |
| 	DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| 	plat->base = fdtdec_get_addr(gd->fdt_blob, dev->of_offset, "reg");
 | |
| 	plat->uartclk = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
 | |
| 				       "clock-frequency", 0);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| #endif
 | |
| 
 | |
| static const struct dm_serial_ops uniphier_serial_ops = {
 | |
| 	.setbrg = uniphier_serial_setbrg,
 | |
| 	.getc = uniphier_serial_getc,
 | |
| 	.putc = uniphier_serial_putc,
 | |
| 	.pending = uniphier_serial_pending,
 | |
| };
 | |
| 
 | |
| U_BOOT_DRIVER(uniphier_serial) = {
 | |
| 	.name = DRIVER_NAME,
 | |
| 	.id = UCLASS_SERIAL,
 | |
| 	.of_match = of_match_ptr(uniphier_uart_of_match),
 | |
| 	.ofdata_to_platdata = of_match_ptr(uniphier_serial_ofdata_to_platdata),
 | |
| 	.probe = uniphier_serial_probe,
 | |
| 	.remove = uniphier_serial_remove,
 | |
| 	.priv_auto_alloc_size = sizeof(struct uniphier_serial_private_data),
 | |
| 	.platdata_auto_alloc_size =
 | |
| 				sizeof(struct uniphier_serial_platform_data),
 | |
| 	.ops = &uniphier_serial_ops,
 | |
| 	.flags = DM_FLAG_PRE_RELOC,
 | |
| };
 |