31 lines
		
	
	
		
			898 B
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			31 lines
		
	
	
		
			898 B
		
	
	
	
		
			C
		
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright 2014 Freescale Semiconductor, Inc.
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <asm/fsl_law.h>
 | |
| #include <asm/mmu.h>
 | |
| 
 | |
| struct law_entry law_table[] = {
 | |
| 	SET_LAW(CONFIG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
 | |
| #ifdef CONFIG_SYS_BMAN_MEM_PHYS
 | |
| 	SET_LAW(CONFIG_SYS_BMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_BMAN),
 | |
| #endif
 | |
| #ifdef CONFIG_SYS_QMAN_MEM_PHYS
 | |
| 	SET_LAW(CONFIG_SYS_QMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_QMAN),
 | |
| #endif
 | |
| #ifdef CONFIG_SYS_CPLD_BASE_PHYS
 | |
| 	SET_LAW(CONFIG_SYS_CPLD_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_IFC),
 | |
| #endif
 | |
| #ifdef CONFIG_SYS_DCSRBAR_PHYS
 | |
| 	/* Limit DCSR to 32M to access NPC Trace Buffer */
 | |
| 	SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
 | |
| #endif
 | |
| #ifdef CONFIG_SYS_NAND_BASE_PHYS
 | |
| 	SET_LAW(CONFIG_SYS_NAND_BASE_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_IFC),
 | |
| #endif
 | |
| };
 | |
| 
 | |
| int num_law_entries = ARRAY_SIZE(law_table);
 |