55 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			55 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
| /* SPDX-License-Identifier: GPL-2.0+ */
 | |
| /*
 | |
|  * (C) Copyright 2016 Rockchip Electronics Co., Ltd
 | |
|  */
 | |
| 
 | |
| #ifndef __CONFIG_RK3328_COMMON_H
 | |
| #define __CONFIG_RK3328_COMMON_H
 | |
| 
 | |
| #include "rockchip-common.h"
 | |
| 
 | |
| #define CONFIG_IRAM_BASE		0xff090000
 | |
| 
 | |
| #define CONFIG_ROCKCHIP_STIMER_BASE    0xff1d0020
 | |
| #define COUNTER_FREQUENCY		24000000
 | |
| 
 | |
| #define CONFIG_SYS_CBSIZE		1024
 | |
| #define CONFIG_SKIP_LOWLEVEL_INIT
 | |
| 
 | |
| #define CONFIG_SYS_INIT_SP_ADDR		0x00300000
 | |
| #define CONFIG_SYS_LOAD_ADDR		0x00800800
 | |
| #define CONFIG_SPL_STACK		0x00400000
 | |
| #define CONFIG_SPL_MAX_SIZE		0x40000
 | |
| #define CONFIG_SPL_BSS_START_ADDR	0x2000000
 | |
| #define CONFIG_SPL_BSS_MAX_SIZE		0x2000
 | |
| 
 | |
| #define CONFIG_SYS_BOOTM_LEN	(64 << 20)	/* 64M */
 | |
| 
 | |
| /* FAT sd card locations. */
 | |
| #define CONFIG_SYS_SDRAM_BASE		0
 | |
| #define SDRAM_MAX_SIZE			0xff000000
 | |
| 
 | |
| #ifndef CONFIG_SPL_BUILD
 | |
| 
 | |
| #define ENV_MEM_LAYOUT_SETTINGS \
 | |
| 	"scriptaddr=0x00500000\0" \
 | |
| 	"pxefile_addr_r=0x00600000\0" \
 | |
| 	"fdt_addr_r=0x01f00000\0" \
 | |
| 	"kernel_addr_r=0x02080000\0" \
 | |
| 	"ramdisk_addr_r=0x06000000\0"
 | |
| 
 | |
| #include <config_distro_bootcmd.h>
 | |
| #define CONFIG_EXTRA_ENV_SETTINGS \
 | |
| 	ENV_MEM_LAYOUT_SETTINGS \
 | |
| 	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
 | |
| 	"partitions=" PARTS_DEFAULT \
 | |
| 	BOOTENV
 | |
| 
 | |
| #endif
 | |
| 
 | |
| /* rockchip ohci host driver */
 | |
| #define CONFIG_USB_OHCI_NEW
 | |
| #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS	1
 | |
| 
 | |
| #endif
 |