88 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			88 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
/*
 | 
						|
 * Copyright (C) 2011
 | 
						|
 * Corscience GmbH & Co.KG, Andreas Bießmann <biessmann@corscience.de>
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
#include <common.h>
 | 
						|
 | 
						|
#include <asm/io.h>
 | 
						|
#include <asm/sdram.h>
 | 
						|
#include <asm/arch/clk.h>
 | 
						|
#include <asm/arch/hmatrix.h>
 | 
						|
#include <asm/arch/mmu.h>
 | 
						|
#include <asm/arch/portmux.h>
 | 
						|
#include <netdev.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
struct mmu_vm_range mmu_vmr_table[CONFIG_SYS_NR_VM_REGIONS] = {
 | 
						|
	{
 | 
						|
		.virt_pgno	= CONFIG_SYS_FLASH_BASE >> MMU_PAGE_SHIFT,
 | 
						|
		.nr_pages	= CONFIG_SYS_FLASH_SIZE >> MMU_PAGE_SHIFT,
 | 
						|
		.phys		= (CONFIG_SYS_FLASH_BASE >> MMU_PAGE_SHIFT)
 | 
						|
				| MMU_VMR_CACHE_NONE,
 | 
						|
	}, {
 | 
						|
		.virt_pgno	= CONFIG_SYS_SDRAM_BASE >> MMU_PAGE_SHIFT,
 | 
						|
		.nr_pages	= EBI_SDRAM_SIZE >> MMU_PAGE_SHIFT,
 | 
						|
		.phys		= (CONFIG_SYS_SDRAM_BASE >> MMU_PAGE_SHIFT)
 | 
						|
				| MMU_VMR_CACHE_WRBACK,
 | 
						|
	},
 | 
						|
};
 | 
						|
 | 
						|
static const struct sdram_config sdram_config = {
 | 
						|
	/* Dual MT48LC16M16A2-7E (or equal) */
 | 
						|
	.data_bits		= SDRAM_DATA_32BIT,
 | 
						|
	.row_bits		= 13,
 | 
						|
	.col_bits		= 9,
 | 
						|
	.bank_bits		= 2,
 | 
						|
	.cas			= 2,
 | 
						|
	.twr			= 2,
 | 
						|
	.trc			= 7,
 | 
						|
	.trp			= 2,
 | 
						|
	.trcd			= 2,
 | 
						|
	.tras			= 4,
 | 
						|
	.txsr			= 7,
 | 
						|
	/* 7.81 us */
 | 
						|
	.refresh_period		= (781 * (SDRAMC_BUS_HZ / 1000)) / 100000,
 | 
						|
};
 | 
						|
 | 
						|
int board_early_init_f(void)
 | 
						|
{
 | 
						|
	/* Enable SDRAM in the EBI mux */
 | 
						|
	hmatrix_slave_write(EBI, SFR, HMATRIX_BIT(EBI_SDRAM_ENABLE));
 | 
						|
 | 
						|
	portmux_enable_ebi(SDRAM_DATA_32BIT, 23, 0, PORTMUX_DRIVE_HIGH);
 | 
						|
	sdram_init(uncached(EBI_SDRAM_BASE), &sdram_config);
 | 
						|
 | 
						|
	portmux_enable_usart0(PORTMUX_DRIVE_MIN);
 | 
						|
	portmux_enable_usart1(PORTMUX_DRIVE_MIN);
 | 
						|
#if defined(CONFIG_MACB)
 | 
						|
	/* set PHY reset and pwrdown to low */
 | 
						|
	portmux_select_gpio(PORTMUX_PORT_B, (1 << 29) | (1 << 30),
 | 
						|
		PORTMUX_DIR_OUTPUT | PORTMUX_INIT_LOW);
 | 
						|
	udelay(100);
 | 
						|
	/* release PHYs reset */
 | 
						|
	gpio_set_value(GPIO_PIN_PB(29), 1);
 | 
						|
 | 
						|
	portmux_enable_macb0(PORTMUX_MACB_MII, PORTMUX_DRIVE_LOW);
 | 
						|
#endif
 | 
						|
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
int board_early_init_r(void)
 | 
						|
{
 | 
						|
	gd->bd->bi_phy_id[0] = 0x00;
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
#ifdef CONFIG_CMD_NET
 | 
						|
int board_eth_init(bd_t *bi)
 | 
						|
{
 | 
						|
	macb_eth_initialize(0, (void *)ATMEL_BASE_MACB0, bi->bi_phy_id[0]);
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
#endif
 | 
						|
/* vim: set noet ts=8: */
 |