Add entry for 3732 MT/s mode of operation of the LPDDR4, in which case the DDR PLL has to be configured in 933 MHz mode. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <festevam@denx.de> Cc: Peng Fan <peng.fan@nxp.com> Cc: Stefano Babic <sbabic@denx.de> Reviewed-by: Fabio Estevam <festevam@denx.de> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| ddr_init.c | ||
| ddrphy_csr.c | ||
| ddrphy_train.c | ||
| ddrphy_utils.c | ||
| helper.c | ||