174 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			174 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			C
		
	
	
	
/*
 | 
						|
 * Copyright (C) 2013 Suriyan Ramasami <suriyan.r@gmail.com>
 | 
						|
 *
 | 
						|
 * Based on dockstar.c originally written by
 | 
						|
 * Copyright (C) 2010  Eric C. Cooper <ecc@cmu.edu>
 | 
						|
 *
 | 
						|
 * Based on sheevaplug.c originally written by
 | 
						|
 * Prafulla Wadaskar <prafulla@marvell.com>
 | 
						|
 * (C) Copyright 2009
 | 
						|
 * Marvell Semiconductor <www.marvell.com>
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <miiphy.h>
 | 
						|
#include <asm/arch/soc.h>
 | 
						|
#include <asm/arch/mpp.h>
 | 
						|
#include <asm/arch/cpu.h>
 | 
						|
#include <asm/io.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
int board_early_init_f(void)
 | 
						|
{
 | 
						|
	/* Multi-Purpose Pins Functionality configuration */
 | 
						|
	static const u32 kwmpp_config[] = {
 | 
						|
		MPP0_NF_IO2,
 | 
						|
		MPP1_NF_IO3,
 | 
						|
		MPP2_NF_IO4,
 | 
						|
		MPP3_NF_IO5,
 | 
						|
		MPP4_NF_IO6,
 | 
						|
		MPP5_NF_IO7,
 | 
						|
		MPP6_SYSRST_OUTn,
 | 
						|
		MPP7_GPO,
 | 
						|
		MPP8_UART0_RTS,
 | 
						|
		MPP9_UART0_CTS,
 | 
						|
		MPP10_UART0_TXD,
 | 
						|
		MPP11_UART0_RXD,
 | 
						|
		MPP12_SD_CLK,
 | 
						|
		MPP13_SD_CMD,
 | 
						|
		MPP14_SD_D0,
 | 
						|
		MPP15_SD_D1,
 | 
						|
		MPP16_SD_D2,
 | 
						|
		MPP17_SD_D3,
 | 
						|
		MPP18_NF_IO0,
 | 
						|
		MPP19_NF_IO1,
 | 
						|
		MPP20_GPIO,
 | 
						|
		MPP21_GPIO,
 | 
						|
		MPP22_GPIO,
 | 
						|
		MPP23_GPIO,
 | 
						|
		MPP24_GPIO,
 | 
						|
		MPP25_GPIO,
 | 
						|
		MPP26_GPIO,
 | 
						|
		MPP27_GPIO,
 | 
						|
		MPP28_GPIO,
 | 
						|
		MPP29_TSMP9,
 | 
						|
		MPP30_GPIO,
 | 
						|
		MPP31_GPIO,
 | 
						|
		MPP32_GPIO,
 | 
						|
		MPP33_GPIO,
 | 
						|
		MPP34_GPIO,
 | 
						|
		MPP35_GPIO,
 | 
						|
		MPP36_GPIO,
 | 
						|
		MPP37_GPIO,
 | 
						|
		MPP38_GPIO,
 | 
						|
		MPP39_GPIO,
 | 
						|
		MPP40_GPIO,
 | 
						|
		MPP41_GPIO,
 | 
						|
		MPP42_GPIO,
 | 
						|
		MPP43_GPIO,
 | 
						|
		MPP44_GPIO,
 | 
						|
		MPP45_GPIO,
 | 
						|
		MPP46_GPIO,
 | 
						|
		MPP47_GPIO,
 | 
						|
		MPP48_GPIO,
 | 
						|
		MPP49_GPIO,
 | 
						|
		0
 | 
						|
	};
 | 
						|
 | 
						|
	/*
 | 
						|
	 * default gpio configuration
 | 
						|
	 * There are maximum 64 gpios controlled through 2 sets of registers
 | 
						|
	 * the  below configuration configures mainly initial LED status
 | 
						|
	 */
 | 
						|
	mvebu_config_gpio(GOFLEXHOME_OE_VAL_LOW,
 | 
						|
			  GOFLEXHOME_OE_VAL_HIGH,
 | 
						|
			  GOFLEXHOME_OE_LOW, GOFLEXHOME_OE_HIGH);
 | 
						|
	kirkwood_mpp_conf(kwmpp_config, NULL);
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
int board_init(void)
 | 
						|
{
 | 
						|
	/*
 | 
						|
	 * arch number of board
 | 
						|
	 */
 | 
						|
	gd->bd->bi_arch_number = MACH_TYPE_GOFLEXHOME;
 | 
						|
 | 
						|
	/* address of boot parameters */
 | 
						|
	gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
 | 
						|
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
#ifdef CONFIG_RESET_PHY_R
 | 
						|
/* Configure and enable MV88E1116 PHY */
 | 
						|
void reset_phy(void)
 | 
						|
{
 | 
						|
	u16 reg;
 | 
						|
	u16 devadr;
 | 
						|
	char *name = "egiga0";
 | 
						|
 | 
						|
	if (miiphy_set_current_dev(name))
 | 
						|
		return;
 | 
						|
 | 
						|
	/* command to read PHY dev address */
 | 
						|
	if (miiphy_read(name, 0xEE, 0xEE, (u16 *)&devadr)) {
 | 
						|
		printf("Err..%s could not read PHY dev address\n",
 | 
						|
		       __func__);
 | 
						|
		return;
 | 
						|
	}
 | 
						|
 | 
						|
	/*
 | 
						|
	 * Enable RGMII delay on Tx and Rx for CPU port
 | 
						|
	 * Ref: sec 4.7.2 of chip datasheet
 | 
						|
	 */
 | 
						|
	miiphy_write(name, devadr, MV88E1116_PGADR_REG, 2);
 | 
						|
	miiphy_read(name, devadr, MV88E1116_MAC_CTRL_REG, ®);
 | 
						|
	reg |= (MV88E1116_RGMII_RXTM_CTRL | MV88E1116_RGMII_TXTM_CTRL);
 | 
						|
	miiphy_write(name, devadr, MV88E1116_MAC_CTRL_REG, reg);
 | 
						|
	miiphy_write(name, devadr, MV88E1116_PGADR_REG, 0);
 | 
						|
 | 
						|
	/* reset the phy */
 | 
						|
	miiphy_reset(name, devadr);
 | 
						|
 | 
						|
	printf("88E1116 Initialized on %s\n", name);
 | 
						|
}
 | 
						|
#endif /* CONFIG_RESET_PHY_R */
 | 
						|
 | 
						|
#define GREEN_LED	(1 << 14)
 | 
						|
#define ORANGE_LED	(1 << 15)
 | 
						|
#define BOTH_LEDS	(GREEN_LED | ORANGE_LED)
 | 
						|
#define NEITHER_LED	0
 | 
						|
 | 
						|
static void set_leds(u32 leds, u32 blinking)
 | 
						|
{
 | 
						|
	struct kwgpio_registers *r;
 | 
						|
	u32 oe;
 | 
						|
	u32 bl;
 | 
						|
 | 
						|
	r = (struct kwgpio_registers *)MVEBU_GPIO1_BASE;
 | 
						|
	oe = readl(&r->oe) | BOTH_LEDS;
 | 
						|
	writel(oe & ~leds, &r->oe);	/* active low */
 | 
						|
	bl = readl(&r->blink_en) & ~BOTH_LEDS;
 | 
						|
	writel(bl | blinking, &r->blink_en);
 | 
						|
}
 | 
						|
 | 
						|
void show_boot_progress(int val)
 | 
						|
{
 | 
						|
	switch (val) {
 | 
						|
	case BOOTSTAGE_ID_RUN_OS:		/* booting Linux */
 | 
						|
		set_leds(BOTH_LEDS, NEITHER_LED);
 | 
						|
		break;
 | 
						|
	case BOOTSTAGE_ID_NET_ETH_START:	/* Ethernet initialization */
 | 
						|
		set_leds(GREEN_LED, GREEN_LED);
 | 
						|
		break;
 | 
						|
	default:
 | 
						|
		if (val < 0)	/* error */
 | 
						|
			set_leds(ORANGE_LED, ORANGE_LED);
 | 
						|
		break;
 | 
						|
	}
 | 
						|
}
 |