77 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			77 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C
		
	
	
	
| /* SPDX-License-Identifier: GPL-2.0+ */
 | |
| /*
 | |
|  * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
 | |
|  */
 | |
| 
 | |
| #ifndef _QUARK_DEVICE_H_
 | |
| #define _QUARK_DEVICE_H_
 | |
| 
 | |
| /*
 | |
|  * Internal PCI device numbers within the SoC.
 | |
|  *
 | |
|  * Note it must start with 0x_ prefix, as the device number macro will be
 | |
|  * included in the ACPI ASL files (see irq_helper.h and irq_route.h).
 | |
|  */
 | |
| 
 | |
| #define QUARK_HOST_BRIDGE_DEV	0x00
 | |
| #define QUARK_HOST_BRIDGE_FUNC	0
 | |
| 
 | |
| #define QUARK_DEV_20		0x14
 | |
| #define QUARK_MMC_SDIO_FUNC	0
 | |
| #define QUARK_UART0_FUNC	1
 | |
| #define QUARK_USB_DEVICE_FUNC	2
 | |
| #define QUARK_USB_EHCI_FUNC	3
 | |
| #define QUARK_USB_OHCI_FUNC	4
 | |
| #define QUARK_UART1_FUNC	5
 | |
| #define QUARK_EMAC0_FUNC	6
 | |
| #define QUARK_EMAC1_FUNC	7
 | |
| 
 | |
| #define QUARK_DEV_21		0x15
 | |
| #define QUARK_SPI0_FUNC		0
 | |
| #define QUARK_SPI1_FUNC		1
 | |
| #define QUARK_I2C_GPIO_FUNC	2
 | |
| 
 | |
| #define QUARK_DEV_23		0x17
 | |
| #define QUARK_PCIE0_FUNC	0
 | |
| #define QUARK_PCIE1_FUNC	1
 | |
| 
 | |
| #define QUARK_LGC_BRIDGE_DEV	0x1f
 | |
| #define QUARK_LGC_BRIDGE_FUNC	0
 | |
| 
 | |
| #ifndef __ASSEMBLY__
 | |
| #include <pci.h>
 | |
| 
 | |
| #define QUARK_HOST_BRIDGE	\
 | |
| 	PCI_BDF(0, QUARK_HOST_BRIDGE_DEV, QUARK_HOST_BRIDGE_FUNC)
 | |
| #define QUARK_MMC_SDIO		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_MMC_SDIO_FUNC)
 | |
| #define QUARK_UART0		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_UART0_FUNC)
 | |
| #define QUARK_USB_DEVICE	\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_USB_DEVICE_FUNC)
 | |
| #define QUARK_USB_EHCI		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_USB_EHCI_FUNC)
 | |
| #define QUARK_USB_OHCI		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_USB_OHCI_FUNC)
 | |
| #define QUARK_UART1		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_UART1_FUNC)
 | |
| #define QUARK_EMAC0		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_EMAC0_FUNC)
 | |
| #define QUARK_EMAC1		\
 | |
| 	PCI_BDF(0, QUARK_DEV_20, QUARK_EMAC1_FUNC)
 | |
| #define QUARK_SPI0		\
 | |
| 	PCI_BDF(0, QUARK_DEV_21, QUARK_SPI0_FUNC)
 | |
| #define QUARK_SPI1		\
 | |
| 	PCI_BDF(0, QUARK_DEV_21, QUARK_SPI1_FUNC)
 | |
| #define QUARK_I2C_GPIO		\
 | |
| 	PCI_BDF(0, QUARK_DEV_21, QUARK_I2C_GPIO_FUNC)
 | |
| #define QUARK_PCIE0		\
 | |
| 	PCI_BDF(0, QUARK_DEV_23, QUARK_PCIE0_FUNC)
 | |
| #define QUARK_PCIE1		\
 | |
| 	PCI_BDF(0, QUARK_DEV_23, QUARK_PCIE1_FUNC)
 | |
| #define QUARK_LEGACY_BRIDGE	\
 | |
| 	PCI_BDF(0, QUARK_LGC_BRIDGE_DEV, QUARK_LGC_BRIDGE_FUNC)
 | |
| #endif /* __ASSEMBLY__ */
 | |
| 
 | |
| #endif /* _QUARK_DEVICE_H_ */
 |