MLK-18240 imx8qxb0: change the i.MX8QXPB0 NAND iomux settings
Set the corrrect NAND IOMXU for i.MX8QXPB0. Signed-off-by: Han Xu <han.xu@nxp.com> (cherry picked from commit ca9b0a95ad428bd3f06c58cdf0cfe41f5fa2190d)
This commit is contained in:
parent
3eab17a99c
commit
cb0f4af3ae
|
|
@ -368,8 +368,8 @@ static iomux_cfg_t gpmi_nand_pads[] = {
|
||||||
SC_P_USDHC1_DATA0 | MUX_MODE_ALT(1) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
SC_P_USDHC1_DATA0 | MUX_MODE_ALT(1) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
||||||
|
|
||||||
/* i.MX8QXP NAND use nand_re_dqs_pins */
|
/* i.MX8QXP NAND use nand_re_dqs_pins */
|
||||||
SC_P_EMMC0_CMD | MUX_MODE_ALT(1) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
SC_P_USDHC1_CD_B | MUX_MODE_ALT(3) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
||||||
SC_P_USDHC1_DATA1 | MUX_MODE_ALT(1) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
SC_P_USDHC1_VSELECT | MUX_MODE_ALT(3) | MUX_PAD_CTRL(GPMI_NAND_PAD_CTRL),
|
||||||
|
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue