86 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
			
		
		
	
	
			86 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
| // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 | |
| /*
 | |
|  * Copyright (C) 2018 Amarula Solutions.
 | |
|  * Author: Jagan Teki <jagan@amarulasolutions.com>
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <clk-uclass.h>
 | |
| #include <dm.h>
 | |
| #include <errno.h>
 | |
| #include <asm/arch/ccu.h>
 | |
| #include <dt-bindings/clock/sun4i-a10-ccu.h>
 | |
| #include <dt-bindings/reset/sun4i-a10-ccu.h>
 | |
| 
 | |
| static struct ccu_clk_gate a10_gates[] = {
 | |
| 	[CLK_AHB_OTG]		= GATE(0x060, BIT(0)),
 | |
| 	[CLK_AHB_EHCI0]		= GATE(0x060, BIT(1)),
 | |
| 	[CLK_AHB_OHCI0]		= GATE(0x060, BIT(2)),
 | |
| 	[CLK_AHB_EHCI1]		= GATE(0x060, BIT(3)),
 | |
| 	[CLK_AHB_OHCI1]		= GATE(0x060, BIT(4)),
 | |
| 	[CLK_AHB_MMC0]		= GATE(0x060, BIT(8)),
 | |
| 	[CLK_AHB_MMC1]		= GATE(0x060, BIT(9)),
 | |
| 	[CLK_AHB_MMC2]		= GATE(0x060, BIT(10)),
 | |
| 	[CLK_AHB_MMC3]		= GATE(0x060, BIT(11)),
 | |
| 	[CLK_AHB_EMAC]		= GATE(0x060, BIT(17)),
 | |
| 	[CLK_AHB_SPI0]		= GATE(0x060, BIT(20)),
 | |
| 	[CLK_AHB_SPI1]		= GATE(0x060, BIT(21)),
 | |
| 	[CLK_AHB_SPI2]		= GATE(0x060, BIT(22)),
 | |
| 	[CLK_AHB_SPI3]		= GATE(0x060, BIT(23)),
 | |
| 
 | |
| 	[CLK_AHB_GMAC]		= GATE(0x064, BIT(17)),
 | |
| 
 | |
| 	[CLK_APB1_UART0]	= GATE(0x06c, BIT(16)),
 | |
| 	[CLK_APB1_UART1]	= GATE(0x06c, BIT(17)),
 | |
| 	[CLK_APB1_UART2]	= GATE(0x06c, BIT(18)),
 | |
| 	[CLK_APB1_UART3]	= GATE(0x06c, BIT(19)),
 | |
| 	[CLK_APB1_UART4]	= GATE(0x06c, BIT(20)),
 | |
| 	[CLK_APB1_UART5]	= GATE(0x06c, BIT(21)),
 | |
| 	[CLK_APB1_UART6]	= GATE(0x06c, BIT(22)),
 | |
| 	[CLK_APB1_UART7]	= GATE(0x06c, BIT(23)),
 | |
| 
 | |
| 	[CLK_SPI0]		= GATE(0x0a0, BIT(31)),
 | |
| 	[CLK_SPI1]		= GATE(0x0a4, BIT(31)),
 | |
| 	[CLK_SPI2]		= GATE(0x0a8, BIT(31)),
 | |
| 
 | |
| 	[CLK_USB_OHCI0]		= GATE(0x0cc, BIT(6)),
 | |
| 	[CLK_USB_OHCI1]		= GATE(0x0cc, BIT(7)),
 | |
| 	[CLK_USB_PHY]		= GATE(0x0cc, BIT(8)),
 | |
| 
 | |
| 	[CLK_SPI3]		= GATE(0x0d4, BIT(31)),
 | |
| };
 | |
| 
 | |
| static struct ccu_reset a10_resets[] = {
 | |
| 	[RST_USB_PHY0]		= RESET(0x0cc, BIT(0)),
 | |
| 	[RST_USB_PHY1]		= RESET(0x0cc, BIT(1)),
 | |
| 	[RST_USB_PHY2]		= RESET(0x0cc, BIT(2)),
 | |
| };
 | |
| 
 | |
| static const struct ccu_desc a10_ccu_desc = {
 | |
| 	.gates = a10_gates,
 | |
| 	.resets = a10_resets,
 | |
| };
 | |
| 
 | |
| static int a10_clk_bind(struct udevice *dev)
 | |
| {
 | |
| 	return sunxi_reset_bind(dev, ARRAY_SIZE(a10_resets));
 | |
| }
 | |
| 
 | |
| static const struct udevice_id a10_ccu_ids[] = {
 | |
| 	{ .compatible = "allwinner,sun4i-a10-ccu",
 | |
| 	  .data = (ulong)&a10_ccu_desc },
 | |
| 	{ .compatible = "allwinner,sun7i-a20-ccu",
 | |
| 	  .data = (ulong)&a10_ccu_desc },
 | |
| 	{ }
 | |
| };
 | |
| 
 | |
| U_BOOT_DRIVER(clk_sun4i_a10) = {
 | |
| 	.name		= "sun4i_a10_ccu",
 | |
| 	.id		= UCLASS_CLK,
 | |
| 	.of_match	= a10_ccu_ids,
 | |
| 	.priv_auto_alloc_size	= sizeof(struct ccu_priv),
 | |
| 	.ops		= &sunxi_clk_ops,
 | |
| 	.probe		= sunxi_clk_probe,
 | |
| 	.bind		= a10_clk_bind,
 | |
| };
 |